

Hermetically Sealed, Transistor Output Optocouplers for Analog and Digital Applications Technical Data

Agilent 4N55*, 5962-87679, HCPL-553X, HCPL-653X, HCPL-257K, HCPL-655X, 5962-90854, HCPL-550X
*See matrix for available extensions.

## Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either standard product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DSCC Drawing. All devices are manufactured and tested on a MIL-PRF38534 certified line and are included in the DSCC Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

## Applications

- Military and Space
- High Reliability Systems
- Vehicle Command, Control, Life Critical Systems
- Line Receivers
- Switching Power Supply
- Voltage Level Shifting
- Analog Signal Ground Isolation (see Figures 7, 8, and 13)
- Isolated Input Line Receiver
- Isolated Output Line Driver
- Logic Ground Isolation
- Harsh Industrial Environments
- Isolation for Test Equipment Systems


## Features

- Dual Marked with Device Part Number and DSCC Drawing Number
- Manufactured and Tested on a MIL-PRF-38534 Certified Line
- OML-38534, Class H and K
- Five Hermetically Sealed Package Configurations
- Performance Guaranteed, Over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- High Speed: Typically 400 kBit/s
- 9 MHz Bandwidth
- Open Collector Output
- 2-18 Volt Vcc Range
- 1500 Vdc Withstand Test Voltage
- High Radiation Immunity
- 6N135, 6N136, HCPL-2530/2531, Function Compatibility
- Reliability Data

The connection of a $0.1 \mu \mathrm{~F}$ bypass capacitor between $\mathrm{V}_{\mathrm{CC}}$ and GND is recommended.

> CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Each channel contains a GaAsP light emitting diode which is optically coupled to an integrated photon detector. Separate connections for the photodiodes and output transistor collectors improve the speed up to a hundred times that of a conventional phototransistor optocoupler by reducing the base-collector capacitance.

These devices are suitable for wide bandwidth analog applications, as well as for interfacing TTL to LSTTL or CMOS. Current Transfer Ratio (CTR) is $9 \%$ minimum at $\mathrm{I}_{\mathrm{F}}=$ 16 mA . The $18 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$ capability will enable the designer to interface any TTL family to CMOS. The availability of the base lead allows optimized gain/ bandwidth adjustment in analog applications. The shallow depth of the IC photodiode provides better radiation immunity than conventional phototransistor couplers.

These products are also available with the transistor base node not connected to improve common mode noise immunity and ESD
susceptibility. In addition, higher CTR minimums are available by special request.

Package styles for these parts are 8 and 16 pin DIP through hole (case outlines P and E respectively), 16 pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see Selection Guide Table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.

Because the same functional die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance
characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

## Truth Table

(Positive Logic)

| Input | Output |
| :---: | :---: |
| On (H) | L |
| Off (L) | H |

## Functional Diagram

Multiple Channel Devices Available


Selection Guide-Package Styles and Lead Configuration Options

| Package | 16 Pin DIP | $\mathbf{8}$ Pin DIP | $\mathbf{8}$ Pin DIP | $\mathbf{1 6}$ Pin Flat <br> Pack | 20 Pad LCCC |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Lead Style | Through Hole | Through Hole | Through Hole | Unformed Leads | Surface Mount |
| Channels | 2 | 1 | 2 | 4 | 2 |
| Common Channel Wiring | None | None | V $_{\text {cc }}$ GND | V $_{\text {cc }}$ GND | None |

Agilent Part No. and Options

| Commercial | 4N555 ${ }^{(1)}$ | HCPL-5500 | HCPL-5530 | HCPL-6550 | HCPL-6530 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| MIL-PRF-38534 Class H | 4N55/883B | HCPL-5501 | HCPL-5531 | HCPL-6551 | HCPL-6531 |
| MIL-PRF-38534 Class K | HCPL-257K | HCPL-550K | HCPL-553K | HCPL-655K | HCPL-653K |
| Standard Lead Finish | Gold Plate | Gold Plate | Gold Plate | Gold Plate | Solder Pads |
| Solder Dipped | Option 200 | Option 200 | Option 200 |  |  |
| Butt Joint/Gold Plate | Option 100 | Option 100 | Option 100 |  |  |
| Gull Wing/Soldered |  | Option 300 | Option 300 | Option 300 |  |

Class H SMD Part \#

| Prescript for all below | $5962-$ | $5962-$ | $5962-$ | $5962-$ | $5962-$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Either Gold or Soldered | 8767901 EX | 9085401 HPX | 8767902 PX | 8767904 FX | 87679032 X |
| Gold Plate | 8767901 EC | 9085401 HPC | 8767902 PC | 8767904 FC |  |
| Solder Dipped | 8767901 EA | 9085401 HPA | 8767902 PA |  | 87679032 A |
| Butt Joint/Gold Plate | 8767901 UC | 9085401 HYC | 8767902 YC |  |  |
| Butt Joint/Soldered* | 8767901 UA | 9085401 HYA | 8767902 YA |  |  |
| Gull Wing/Soldered* | 8767901 TA | 9085401 HXA | 8767902 XA |  |  |

Class K SMD Part \#

| Prescript for all below | $5962-$ | $5962-$ | $5962-$ | $5962-$ | $5962-$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Either Gold or Soldered | $8767905 K E X$ | 9085401 KPX | 8767906 KPX | 8767908 KFX | 8767907 K 2 X |
| Gold Plate | 8767905 KEC | 9085401 KPC | 8767906 KPC | 8767908 KFC |  |
| Solder Dipped* | 8767905 KEA | 9085401 KPA | 8767906 KPA |  | 8767907 K 2 A |
| Butt Joint/Gold Plate | 8767905 KUC | 9085401 KYC | 8767906 KYC |  |  |
| Butt Joint/Soldered |  | $8767905 K U A$ | 9085401 KYA | 8767906 KYA |  |
| Gull Wing/Soldered $^{*}$ | 8767905 KTA | 9085401 KXA | 8767906 KXA |  |  |

[^0]* Solder contains lead


## 8 Pin Ceramic DIP Single Channel Schematic



Note, base is pin 7.

## Functional Diagrams



Note: 8 pin DIP and flat pack devices have common $V_{\text {CC }}$ and ground. 16 pin DIP and LCCC (leadless ceramic chip carrier) packages have isolated channels with separate $V_{C C}$ and ground connections.

## Outline Drawings

## 16 Pin DIP Through Hole, 2 Channels



NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

Leaded Device Marking


Leadless Device Marking


Outline Drawings
16 Pin Flat Pack, 4 Channels


NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

20 Terminal LCCC Surface Mount, 2 Channels


NOTE: DIMENSIONS IN MILLIMETERS (INCHES). SOLDER THICKNESS 0.127 (0.005) MAX.

8 Pin DIP Through Hole, 1 and 2 Channel


NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

## Hermetic Optocoupler Options

Option

## Absolute Maximum Ratings

No derating required up to $+125^{\circ} \mathrm{C}$.

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Storage Temperature Range | $\mathrm{T}_{\mathrm{S}}$ | $-65^{\circ}$ | $+150^{\circ}$ | C |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | $-55^{\circ}$ | $+125^{\circ}$ | C |
| Junction Temperature | $\mathrm{T}_{\mathrm{J}}$ |  | $+175^{\circ}$ | C |
| Case Temperature | $\mathrm{T}_{\mathrm{C}}$ |  | $+170^{\circ}$ | C |
| Lead Solder Temperature (1.6 mm below seating plane) |  |  | $260^{\circ}$ for 10 s | C |
| Average Input Forward Current | $\mathrm{I}_{\mathrm{FAVG}}$ |  | 20 | mA |
| Peak Forward Input Current (each channel, $\leq 1$ ms duration) | $\mathrm{I}_{\text {FPK }}$ |  | 40 | mA |
| Reverse Input Voltage | $\mathrm{BV}_{\mathrm{R}}$ | See Electrical Characteristics |  |  |
| Average Output Current, each channel | $\mathrm{I}_{0}$ |  | 8 | mA |
| Peak Output Current, each channel | $\mathrm{I}_{0}$ |  | 16 | mA |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.5 | 20 | V |
| Output Voltage | $\mathrm{V}_{0}$ | -0.5 | 20 | V |
| Input Power Dissipation, each channel |  |  | 36 | mW |
| Output Power Dissipation, each channel |  |  | 50 | mW |
| Package Power Dissipation, each channel | $\mathrm{P}_{\mathrm{D}}$ |  | 200 | mW |

Single Channel 8 Pin, Dual Channel 16 Pin, and LCCC Only

| Emitter Base Reverse Voltage | $\mathrm{V}_{\text {EB }}$ | 3 | V |
| :--- | :---: | :---: | :---: |
| Base Current, each channel | $\mathrm{I}_{\mathrm{B}}$ | 5 | mA |

## ESD Classification

(MIL-STD-883, Method 3015)

| 4N55, 4N55/883B, HCPL-257K, HCPL-5500/01/0K, and HCPL-6530/31/3K | ( $\mathbf{A})$, Class 1 |
| :--- | :---: |
| HCPL-5530/31/3K, HCPL-6550/51/5K | (Dot), Class 3 |

Recommended Operating Conditions

| Parameter | Symbol | Min. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Input Current, Low Level | $\mathrm{I}_{\mathrm{FL}}$ |  | 250 | $\mu \mathrm{~A}$ |
| Input Current, High Level | $\mathrm{I}_{\mathrm{FH}}$ | 12 | 20 | mA |
| Supply Voltage, Output | $\mathrm{V}_{\mathrm{cc}}$ | 2 | 18 | V |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise specified. See Note 12.

| Parameter |  | Symbol | Group A, Subgroup | Test Conditions | Limits |  |  | Units | Fig. | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  |  | Typ.* | Max. |  |  |  |
| Current Transfer Ratio |  |  | CTR | 1, 2, 3 | $\mathrm{V}_{0}=0.4 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \mathrm{~V}_{\text {cc }}=4.5 \mathrm{~V}$ | 9 | 20 |  | \% | 2, 3 | 1, 2, 10 |
| Logic High Output Current |  | $\mathrm{I}_{\mathrm{OH}}$ | 1, 2, 3 | $\begin{gathered} \mathrm{I}_{\mathrm{F}}=0, \\ \mathrm{I}_{\mathrm{F}}(\text { other channels) }=20 \mathrm{~mA} \\ \mathrm{V}_{0}=\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V} \end{gathered}$ |  | 5 | 100 | $\mu \mathrm{A}$ | 4 | 1 |
| Output Leakage Current |  | $\mathrm{I}_{\text {OLeak }}$ | 1, 2, 3 | $\mathrm{I}_{\mathrm{F}}=250 \mu \mathrm{~A},$ <br> $I_{F}$ (other channels) $=20 \mathrm{~mA}$, $V_{0}=V_{c c}=18 \mathrm{~V}$ |  | 30 | 250 | $\mu \mathrm{A}$ | 4 | 1 |
| Input-Output Insulation Leakage Current |  | $\mathrm{I}_{1-0}$ | 1 | $\begin{gathered} \mathrm{V}_{1.0}=1500 \mathrm{Vdc}, \\ \mathrm{RH} \leq 65 \%, \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{t}=5 \mathrm{~s} \end{gathered}$ |  |  | 1.0 | $\mu \mathrm{A}$ |  | 3, 9 |
| Input Forward Voltage |  | $V_{F}$ | 1, 2, 3 | $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ |  | 1.55 | 1.8 | V | 1 | 1, 14 |
|  |  |  |  |  | 1.9 |  | 1,13 |  |  |  |
| Reverse Breakdown Voltage |  |  | $B V_{\text {R }}$ | 1, 2, 3 | $\mathrm{I}_{\mathrm{R}}=10 \mu \mathrm{~A}$ | 5 |  |  | V |  | 1, 14 |
|  |  | 3 |  |  |  |  |  |  |  | 1,13 |
| Logic High Supply Current | Single Channel | $\mathrm{I}_{\text {c¢ }}$ | 1, 2, 3 | $\mathrm{V}_{\mathrm{cc}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |  | 1 |
|  | Dual Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ (all channels) |  | 0.2 | 20 |  |  | 1,4 |
|  | Quad Channel |  |  | $\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}$ (all channels) |  | 0.4 | 40 |  |  | 1 |
| Logic Low Supply Current | Single Channel | $\mathrm{I}_{\text {clı }}$ | 1, 2, 3 | $\mathrm{V}_{\text {cc }}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ |  | 35 | 200 | $\mu \mathrm{A}$ |  | 1 |
|  | Dual <br> Channel |  |  | $\mathrm{V}_{\text {cC }}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F} 1}=\mathrm{I}_{\mathrm{F} 2}=20 \mathrm{~mA}$ |  | 70 | 400 |  |  | 1, 4 |
|  | Quad Channel |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V}, \mathrm{I}_{\mathrm{F} 1}=\mathrm{I}_{\mathrm{F} 2}=\mathrm{I}_{\mathrm{F} 3}=\mathrm{I}_{\mathrm{F} 4}=20 \\ \mathrm{~mA} \end{gathered}$ |  | 140 | 800 |  |  | 1 |
| Propagation Delay Time to Logic High at Output |  | $\mathrm{t}_{\text {PLH }}$ | $9,10,11$ | $\begin{gathered} \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \\ \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \\ \mathrm{~V}_{\mathrm{cc}}=5 \mathrm{~V} \end{gathered}$ |  | 1.0 | 6.0 | $\mu \mathrm{s}$ | 6,9 | 1,6 |
| Propagation Delay Time to Logic Low at Output |  | $\mathrm{t}_{\text {PHL }}$ |  |  |  | 0.4 | 2.0 |  |  |  |

${ }^{*}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## Typical Characteristics

All typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$, unless otherwise specified.

| Parameter | Symbol | Test Conditions | Typ. | Units | Fig. | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{F}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ | 60 | pF |  | 1 |
| Input Diode Temperature Coefficient | $\Delta \mathrm{V}_{\mathrm{F}} / \Delta \mathrm{T}_{\mathrm{A}}$ | $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ | -1.5 | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |  | 1 |
| Resistance (Input-Output) | $\mathrm{R}_{1-0}$ | $\mathrm{V}_{1-0}=500 \mathrm{~V}$ | $10^{12}$ | $\Omega$ |  | 3 |
| Capacitance (Input-Output) | $\mathrm{C}_{1.0}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 1.0 | pF |  | 1,11 |
| Transistor DC Current Gain | $\mathrm{h}_{\mathrm{FE}}$ | $\mathrm{V}_{0}=5 \mathrm{~V}, \mathrm{I}_{0}=3 \mathrm{~mA}$ | 250 | - |  | 1 |
| Small Signal Current Transfer Ratio | $\Delta \mathrm{l}_{0} / \Delta \mathrm{I}_{\mathrm{F}}$ | $\mathrm{V}_{\text {cc }}=5 \mathrm{~V}, \mathrm{~V}_{0}=2 \mathrm{~V}$ | 21 | \% | 7 | 1 |
| Common Mode Transient Immunity at Logic High Level Output | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | $\begin{gathered} \mathrm{I}_{\mathrm{F}}=0 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ \mathrm{~V}_{0}(\mathrm{~min})=2.0 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{P} . \mathrm{P}} \end{gathered}$ | 1000 | $\mathrm{V} / \mu \mathrm{s}$ | 10 | 1,7 |
| Common Mode Transient Immunity at Logic Low Level Output | $\left\|\mathrm{CM}_{\mathrm{L}}\right\|$ | $\begin{gathered} \mathrm{I}_{\mathrm{F}}=16 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=8.2 \mathrm{k} \Omega, \\ \mathrm{~V}_{0}(\mathrm{max})=0.8 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{CM}}=10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ \hline \end{gathered}$ | -1000 | V/ $\mu \mathrm{s}$ | 10 | 1,7 |
| Bandwidth | BW |  | 9 | MHz | 8 | 8 |

## Multi-Channel Product Only

| Parameter | Symbol | Test Conditions | Typ. | Units | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input-Input Insulation Leakage Current | $\mathrm{I}_{\mathrm{t}-1}$ | $\mathrm{RH} \leq 65 \%, \mathrm{~V}_{\mathrm{t}-\mathrm{I}}=500 \mathrm{~V}, \mathrm{t}=5 \mathrm{~s}$ | 1 | pA | 5,9 |
| Resistance (Input-Input) | $\mathrm{R}_{\mathrm{t}-\mathrm{I}}$ | $\mathrm{V}_{\mathrm{I}-\mathrm{I}}=500 \mathrm{~V}$ | $10^{12}$ | $\Omega$ | 5 |
| Capacitance (Input-Input) | $\mathrm{C}_{\mathrm{t}-\mathrm{I}}$ | $\mathrm{f}=1 \mathrm{MHz}$ | 0.8 | pF | 5 |

Notes

1. Each channel of a multi-channel device.
2. Current Transfer Ratio is defined as the ratio of output collector current, $\mathrm{I}_{0}$, to the forward LED input current, $\mathrm{I}_{\mathrm{F}}$, times $100 \%$. CTR is known to degrade slightly over the unit's lifetime as a function of input current, temperature, signal duty cycle, and system on time. Refer to Application Note 1002 for more detail. In short, it is recommended that designers allow at least 20-25\% guardband for CTR degradation.
3. All devices are considered two-terminal devices; measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
4. The 4N55, 4N55/883B, HCPL-257K, HCPL6530, HCPL-6531, and HCPL-653K dual channel parts function as two independent single channel units. Use the single channel parameter limits. $I_{F}=0 \mathrm{~mA}$ for channel under test and $\mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA}$ for other channels.
5. Measured between adjacent input pairs shorted together for each multichannel device.
6. t PHL $^{\text {propagation delay is measured from the }}$ $50 \%$ point on the leading edge of the input pulse to the 1.5 V point on the leading edge of the output pulse. The tpLH propagation delay is measured from the $50 \%$ point on the trailing edge of the input pulse to the 1.5 V point on the trailing edge of the output pulse.
7. $C M_{\mathrm{L}}$ is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state $\left(\mathrm{V}_{0}<0.8 \mathrm{~V}\right) . \mathrm{CM}_{\mathrm{H}}$ is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state $\left(\mathrm{V}_{0}>\right.$ 2.0 V ).
8. Bandwidth is the frequency at which the ac output voltage is 3 dB below the low frequency asymptote. For the HCPL-5530 the typical bandwidth is 2 MHz .
9. This is a momentary withstand test, not an operating condition.
10. Higher CTR minimums are available to support special applications.
11. Measured between each input pair shorted together and all output connections for that channel shorted together.
12. Standard parts receive $100 \%$ testing at $25^{\circ} \mathrm{C}$ (Subgroups 1 and 9). SMD and 883B parts receive $100 \%$ testing at 25,125 , and $-55^{\circ} \mathrm{C}$ (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
13. Not required for 4N55, 4N55/883B, HCPL-257K,5962-8767901, and 5962-8767905 types.
14. Required for 4N55, 4N55/883B, HCPL-257K, 5962-8767901, and 5962-8767905 types only.


Figure 1. Input Diode Forward Current vs.
Forward Voltage.


Figure 4. Logic High Output Current vs. Temperature.


Figure 7. Normalized Small Signal Current Transfer Ratio vs. Quiescent Input Current.


Figure 2. DC and Pulsed Transfer Characteristic.


Figure 5. Logic Low Supply Current vs. Input Diode Forward Current.


Figure 3. Normalized Current Transfer Ratio vs. Input Diode Forward Current.


Figure 6. Propagation Delay vs. Temperature.


Figure 8. Frequency Response.


Figure 9. Switching Test Circuit.*
*JEDEC Registered Data.


NOTE: BASE LEAD NOT CONNECTED.


SWITCH AT B: $I_{F}=16 \mathrm{~mA}$

Figure 10. Test Circuit for Transient Immunity and Typical Waveforms.


| Logic Family | LSTTL | CMOS |  |
| :--- | :---: | :---: | :---: |
| Device No. | 54 LS 14 | CD40106BM |  |
| $\mathrm{V}_{\text {cc }}$ | 5 V | 5 V | 15 V |
| $\mathrm{R}_{\mathrm{L}} 5 \%$ Tolerance | $18 \mathrm{k} \Omega{ }^{*}$ | $8.2 \mathrm{k} \Omega$ | $22 \mathrm{k} \Omega$ |

*The equivalent output load resistance is affected by the LSTTL input current and is approximately $8.2 \mathrm{k} \Omega$. This is a worst case design which takes into account $25 \%$ degradation of CTR. See App. Note 1002 to assess actual degradation and lifetime.

Figure 11. Recommended Logic Interface.


NOTE: BASE LEAD NOT CONNECTED.
$\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$
Figure 12. Operating Circuit for Burn-In and Steady State Life Tests. All Channels Tested Simultaneously.


Figure 13. Isolation Amplifier Application Circuit.

## Description

The schematic uses a dualchannel, high-speed optocoupler (HCPL-5530) to function as a servo type dc isolation amplifier. This circuit operates on the principle that two optocouplers will track each other if their gain changes by the same amount over a specific operating region.

## Performance of Circuit

- $1 \%$ linearity for 10 V peak-to-peak dynamic range
- Gain drift: $-0.03 \% /{ }^{\circ} \mathrm{C}$
- Offset Drift: $\pm 1 \mathrm{mV} /{ }^{\circ} \mathrm{C}$
- 25 kHz bandwidth (limited by Op-Amps U1, U2)


## MIL-PRF-38534 Class H, Class K, and DSCC SMD Test Program

Agilent's Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DSCC drawings 5962-87679, and 5962-90854. Testing consists of $100 \%$ screening and quality conformance inspection to MIL-PRF-38534.

# www.agilent.com/ 

## semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:
Americas/Canada: +1 (800) 235-0312 or (408) 654-8675

Europe: +49 (0) 644192460
China: 108006500017
Hong Kong: (+65) 67562394
India, Australia, New Zealand: (+65) 67551939
Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only)
Korea: (+65) 67551989
Singapore, Malaysia, Vietnam, Thailand,
Philippines, Indonesia: (+65) 67552044
Taiwan: (+65) 67551843
Data subject to change.
Copyright © 2004 Agilent Technologies, Inc. December 10, 2004
5989-1659EN


[^0]:    1. JEDEC registered part.
